FEATURES

- Stable with Wide Range of Output Capacitors
- Operating Current: 45µA
- Shutdown Current: 10µA
- Adjustable Current Limit
- Positive or Negative Shutdown Logic
- Low Voltage Linear Dropout Characteristics
- Fixed 5V and Adjustable Versions
- Tolerates Reverse Output Voltage

APPLICATIONS

- Analog Systems
- Modems
- Instrumentation
- A/D and D/A Converters
- Interface Drivers
- Battery-Powered Systems

DESCRIPTION

The LT®1175 is a negative micropower low dropout regulator. It features 45µA quiescent current, dropping to 10µA in shutdown. A new reference amplifier topology gives precision DC characteristics along with the ability to maintain good loop stability with an extremely wide range of output capacitors. Very low dropout voltage and high efficiency are obtained with a unique power transistor anti-saturation design. Adjustable and fixed 5V versions are available.

Several new features make the LT1175 very user-friendly. The SHDN pin can interface directly to either positive or negative logic levels. Current limit is user-selectable at 200mA, 400mA, 600mA and 800mA. The output can be forced to reverse voltage without damage or latchup. Unlike some earlier designs, the increase in quiescent current during a dropout condition is actively limited.

The LT1175 has complete blowout protection with current limiting, power limiting and thermal shutdown. Special attention was given to the problem of high temperature operation with micropower operating currents, preventing output voltage rise under no-load conditions. The LT1175 is available in 8-pin PDIP and SO packages, 3-lead SOT-223 as well as 5-pin surface mount DD and through-hole TO-220 packages. The 8-pin SO package is specially constructed for low thermal resistance.
**ABSOLUTE MAXIMUM RATINGS (Note 1)**

Input Voltage (Transient 1 sec, Note 11) .............. 25V  
Input Voltage (Continuous) ......................... 20V  
Input-to-Output Differential Voltage (Note 12) ....... 20V  
5V SENSE Pin (with Respect to GND Pin) ....... 2V, –10V  
SHDN Pin to V_IN Pin Voltage ....................... 30V, –5V  
Operating Junction Temperature Range  
LT1175C .............................................. 0°C to 125°C  
LT1175I .......................................... –40°C to 125°C  
Ambient Operating Temperature Range  
LT1175C ................................................ 0°C to 70°C  
LT1175I ............................................ –40°C to 85°C  
Storage Temperature Range ................. –65°C to 150°C  
Lead Temperature (Soldering, 10 sec) ............ 300°C  

**PACKAGE/OPT ORDER INFORMATION**

<table>
<thead>
<tr>
<th>ORDER PART NUMBER</th>
<th>FRONT VIEW</th>
<th>ORDER PART NUMBER</th>
<th>FRONT VIEW</th>
<th>ORDER PART NUMBER</th>
<th>FRONT VIEW</th>
</tr>
</thead>
<tbody>
<tr>
<td>LT1175CN8-5</td>
<td></td>
<td>LT1175CST-5</td>
<td></td>
<td>LT1175CT-5</td>
<td></td>
</tr>
<tr>
<td>LT1175IN8-5</td>
<td></td>
<td>LT1175IST-5</td>
<td></td>
<td>LT1175IT-5</td>
<td></td>
</tr>
<tr>
<td>LT1175CN8</td>
<td></td>
<td>LT1175CQT-5</td>
<td></td>
<td>LT1175IQ-5</td>
<td></td>
</tr>
<tr>
<td>LT1175IN8</td>
<td></td>
<td>LT1175IQT-5</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Consult factory for Military grade parts.

**ELECTRICAL CHARACTERISTICS**

The ● denotes specifications which apply over the operating temperature range, otherwise specifications are at T_A = 25°C. V_OUT = 5V, V_IN = 7V, I_OUT = 0, V_SHDN = 3V, I_LIM2 and I_LIM4 tied to V_IN. T_J = 25°C, unless otherwise noted. To avoid confusion with “min” and “max” as applied to negative voltages, all voltages are shown as absolute values except where polarity is not obvious.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Feedback Sense Voltage</td>
<td>Adjustable Part</td>
<td>3.743</td>
<td>3.8</td>
<td>3.857</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Fixed 5V Part</td>
<td>4.93</td>
<td>5.0</td>
<td>5.075</td>
<td>V</td>
</tr>
<tr>
<td>Output Voltage Initial Accuracy</td>
<td>Adjustable, Measured at 3.8V Sense</td>
<td>0.5</td>
<td>1.5</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Fixed 5V</td>
<td>0.5</td>
<td>1.5</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>Output Voltage Accuracy (All Conditions)</td>
<td>V_IN – V_OUT = 1V to V_IN = 20V, IICATION = 0A to 500mA P = 0 to P_MAX, T_J = T_MIN to T_MAX (Note 3)</td>
<td>●</td>
<td>1.5</td>
<td>2.5</td>
<td>%</td>
</tr>
<tr>
<td>Quiescent Input Supply Current</td>
<td>V_IN – V_OUT ≤ 12V</td>
<td>●</td>
<td>45</td>
<td>65</td>
<td>µA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>●</td>
<td>80</td>
<td>µA</td>
<td></td>
</tr>
</tbody>
</table>
**ELECTRICAL CHARACTERISTICS**  The ● denotes specifications which apply over the operating temperature range, otherwise specifications are at $T_A = 25^\circ C$. $V_{OUT} = 5V$, $V_{IN} = 7V$, $I_{OUT} = 0$, $V_{SHDN} = 3V$, $I_{LIM2}$ and $I_{LIM4}$ tied to $V_{IN}$, $T_J = 25^\circ C$, unless otherwise noted. To avoid confusion with “min” and “max” as applied to negative voltages, all voltages are shown as absolute values except where polarity is not obvious.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>GND Pin Current Increase with Load</td>
<td>(Note 4)</td>
<td>●</td>
<td>10</td>
<td>20</td>
<td>μA/mA</td>
</tr>
<tr>
<td>Input Supply Current in Shutdown</td>
<td>$V_{SHDN} = 0V$</td>
<td>●</td>
<td>10</td>
<td>20</td>
<td>μA</td>
</tr>
<tr>
<td></td>
<td>$V_{SHDN} = 0V$</td>
<td>●</td>
<td>25</td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td>Shutdown Thresholds</td>
<td>Either Polarity On $SHDN$ Pin</td>
<td>●</td>
<td>0.8</td>
<td>2.5</td>
<td>V</td>
</tr>
<tr>
<td>SHDN Pin Current</td>
<td>$V_{SHDN} = 0V$ to 10V (Rows Into Pin)</td>
<td>●</td>
<td>4</td>
<td>8</td>
<td>μA</td>
</tr>
<tr>
<td></td>
<td>$V_{SHDN} = -15V$ to 0V (Rows Into Pin)</td>
<td>●</td>
<td>1</td>
<td>4</td>
<td>μA</td>
</tr>
<tr>
<td>Output Bleed Current in Shutdown</td>
<td>$V_{OUT} = 0V$, $V_{IN} = 15V$</td>
<td>●</td>
<td>0.1</td>
<td>1</td>
<td>μA</td>
</tr>
<tr>
<td></td>
<td>$V_{SHDN} = -15V$ to 0V (Flows Into Pin)</td>
<td>1</td>
<td>5</td>
<td>μA</td>
<td></td>
</tr>
<tr>
<td>SENSE Pin Input Current</td>
<td>(Adjustable Part Only, Current Flows Out of Pin)</td>
<td>●</td>
<td>75</td>
<td>150</td>
<td>nA</td>
</tr>
<tr>
<td></td>
<td>(Fixed Voltage Only, Current Flows Out of Pin)</td>
<td>●</td>
<td>12</td>
<td>20</td>
<td>μA</td>
</tr>
<tr>
<td>Dropout Voltage</td>
<td>$I_{OUT} = 25mA$</td>
<td>●</td>
<td>0.1</td>
<td>0.2</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$I_{OUT} = 100mA$</td>
<td>●</td>
<td>0.18</td>
<td>0.26</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$I_{OUT} = 500mA$</td>
<td>●</td>
<td>0.5</td>
<td>0.7</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$I_{LIM2}$ Open, $I_{OUT} = 300mA$</td>
<td>●</td>
<td>0.33</td>
<td>0.5</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$I_{LIM4}$ Open, $I_{OUT} = 300mA$</td>
<td>●</td>
<td>0.3</td>
<td>0.45</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$I_{LIM4}$ Open, $I_{OUT} = 300mA$</td>
<td>●</td>
<td>0.26</td>
<td>0.45</td>
<td>V</td>
</tr>
<tr>
<td>Current Limit</td>
<td>$V_{IN} - V_{OUT} = 1V$ to 12V</td>
<td>●</td>
<td>520</td>
<td>800</td>
<td>1300</td>
</tr>
<tr>
<td></td>
<td>$I_{LIM2}$ Open</td>
<td>●</td>
<td>390</td>
<td>600</td>
<td>975</td>
</tr>
<tr>
<td></td>
<td>$I_{LIM4}$ Open</td>
<td>●</td>
<td>260</td>
<td>400</td>
<td>650</td>
</tr>
<tr>
<td></td>
<td>$I_{LIM2}$, $I_{LIM4}$ Open</td>
<td>●</td>
<td>130</td>
<td>200</td>
<td>325</td>
</tr>
<tr>
<td>Line Regulation</td>
<td>$V_{IN} - V_{OUT} = 1V$ to $V_{IN} = 20V$</td>
<td>●</td>
<td>0.003</td>
<td>0.015</td>
<td>%/V</td>
</tr>
<tr>
<td>Load Regulation</td>
<td>$I_{OUT} = 0mA$ to 500mA</td>
<td>●</td>
<td>0.1</td>
<td>0.35</td>
<td>%</td>
</tr>
<tr>
<td>Thermal Regulation</td>
<td>P = 0 to $P_{MAX}$ (Notes 3, 8)</td>
<td>5-Pin Packages</td>
<td>0.04</td>
<td>0.1</td>
<td>%/W</td>
</tr>
<tr>
<td></td>
<td></td>
<td>8-Pin Packages</td>
<td>0.1</td>
<td>0.2</td>
<td>%/W</td>
</tr>
<tr>
<td>Output Voltage Temperature Drift</td>
<td></td>
<td></td>
<td>0.25</td>
<td>1.25</td>
<td>%</td>
</tr>
</tbody>
</table>

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** $SHDN$ pin maximum positive voltage is 30V with respect to $-V_{IN}$ and 13.5V with respect to GND. Maximum negative voltage is −20V with respect to GND and −5V with respect to $-V_{IN}$.

**Note 3:** $P_{MAX} = 1.5W$ for 8-pin packages, and 6W for 5-pin packages. This power level holds only for input-to-output voltages up to 12V, beyond which internal power limiting may reduce power. See Guaranteed Current Limit curve in Typical Performance Characteristics section. Note that all conditions must be met.

**Note 4:** GND pin current increases because of power transistor base drive. At low input-to-output voltages (< 1V) where the power transistor is in saturation, GND pin current will be slightly higher. See Typical Performance Characteristics.

**Note 5:** With $I_{QUD} = 0$, at $T_J > 125^\circ C$, power transistor leakage could increase higher than the 10μA to 25μA drawn by the output divider or fixed voltage SENSE pin, causing the output to rise above the regulated value. To prevent this condition, an internal active pull-up will automatically turn on, but supply current will increase.

**Note 6:** This is the current required to pull the output voltage to within 1V of ground during shutdown.

**Note 7:** Dropout voltage is measured by setting the input voltage equal to the normal regulated output voltage and measuring the difference between $V_{IN}$ and $V_{OUT}$. For currents between 100mA and 500mA, with both $I_{LIM}$ pins tied to $V_{IN}$, maximum dropout can be calculated from $V_{DO} = 0.15 + 1.1\Omega \times (I_{OUT})$.

**Note 8:** Thermal regulation is a change in the output voltage caused by die temperature gradients, so it is proportional to chip power dissipation. Temperature gradients reach final value in less than 100ms. Output voltage changes after 100ms are due to absolute die temperature changes and reference voltage temperature coefficient.

**Note 9:** The lower limit of 0.8V is guaranteed to keep the regulator in shutdown. The upper limit of 2.5V is guaranteed to keep the regulator active. Either polarity may be used, referenced to GND pin.

**Note 10:** Load and line regulation are measured on a pulse basis with pulse width of 20ms or less to keep chip temperature constant. DC regulation will be affected by thermal regulation (Note 8) and chip temperature changes. Load regulation specification also holds for currents up to the specified current limit when $I_{LIM2}$ or $I_{LIM4}$ are left open.

**Note 11:** Current limit is reduced for input-to-output voltage above 12V. See the graph in Typical Performance Characteristics for guaranteed limits above 12V.

**Note 12:** Operating at very large input-to-output differential voltages (>15V) with load currents less than 5mA requires an output capacitor with an ESR greater than 1Ω to prevent low level output oscillations.
TYPICAL PERFORMANCE CHARACTERISTICS

**Typical Current Limit Characteristics**

Current limit changes only slightly with temperature so curves are representative of all temperatures.

**Guaranteed Current Limit**

Curves represent minimum guaranteed limits at all temperatures.

**Output Voltage Temperature Drift**

Voltages represented on the graph are for a junction temperature of 25°C. VIN is reduced until output voltage drops 1%.

**Minimum Input-to-Output Voltage**

Minimum input-to-output voltage characteristics do not change significantly with temperature, so a single curve is shown. Positive and negative thresholds are shown.

**Shutdown Input Current**

Input current characteristics do not change significantly with temperature.

**Shutdown Thresholds**

Positive and negative thresholds are shown. Device is off below threshold.

**SENSE Bias Current**

Sense bias current is shown for adjustable part.

**SHDN Pin Characteristics**

SHDN pin characteristics are shown. Positive threshold is shown for voltage above VREF. Negative threshold is shown for voltage below VREF. Device is off below threshold. Input current flows into SHDN pin if pin is negative with respect to input voltage and input voltage is less than 15V. Negative breakover point will be about 0.6V below VREF.
PIN FUNCTIONS

**SENSE Pin:** The SENSE pin is used in the adjustable version to allow custom selection of output voltage, with an external divider set to generate 3.8V at the SENSE pin. Input bias current is typically 75nA flowing out of the pin. Maximum forced voltage on the SENSE pin is 2V and –10V with respect to GND pin. The fixed 5V version utilizes the SENSE pin to give true Kelvin connections to the load or to drive an external pass transistor for higher output currents. Bias current out of the 5V SENSE pin is approximately 12µA. Separating the SENSE and OUTPUT pins also allows for a new loop compensation technique described in the Applications Information section.

**SHDN Pin:** The SHDN pin is specially configured to allow it to be driven from either positive voltage logic or with negative only logic. Forcing the SHDN pin 2V either above or below the GND pin will turn the regulator on. This makes it simple to connect directly to positive logic signals for active low shutdown. If no positive voltages are available, the SHDN pin can be driven below the GND pin to turn the regulator on. When left open, the SHDN pin will default low to a regulator “on” condition. For all voltages below absolute maximum ratings, the SHDN pin draws only a few microamperes of current (see Typical Performance Characteristics). Maximum voltage on the SHDN pin is 15V, –20V with respect to the GND pin and 35V, –5V with respect to the negative input pin.

**ILIM Pins:** The two current limit pins are emitter sections of the power transistor. When left open, they float several hundred millivolts above the negative input voltage. When shorted to the input voltage, they increase current limit by a minimum of 200mA for ILIM2 and 400mA for ILIM4. These pins must be connected only to the input voltage, either directly or through a resistor.

**OUTPUT Pin:** The OUTPUT pin is the collector of the NPN power transistor. It can be forced to the input voltage, to ground or up to 2V positive with respect to ground without damage or latchup (see Output Voltage Reversal in Applications Information section). The LT1175 has foldback current limit, so maximum current at the OUTPUT pin is a function of input-to-output voltage. See Typical Performance Characteristics.

**GND Pin:** The GND pin has a quiescent current of 45µA at zero load current, increasing by approximately 10µA per mA of output current. At 500mA output current, GND pin current is about 5mA. Current flows into the GND pin.
Setting Output Voltage

The LT1175 adjustable version has a feedback sense voltage of 3.8V with a bias current of approximately 75nA flowing out of the SENSE pin. To avoid output voltage errors caused by this current, the output divider string (see Figure 1) should draw about 25µA. Table 1 shows suggested resistor values for a range of output voltages. The second part of the table shows resistor values which draw only 10µA of current. Output voltage error caused by bias current with the lower valued resistors is about 0.4% maximum and with the higher values, about 1% maximum. A formula is also shown for calculating the resistors for any output voltage.

<table>
<thead>
<tr>
<th>OUTPUT VOLTAGE</th>
<th>R1</th>
<th>R2 NEAREST 1%</th>
<th>R1</th>
<th>R2 NEAREST 1%</th>
</tr>
</thead>
<tbody>
<tr>
<td>5V</td>
<td>150k</td>
<td>47.5k</td>
<td>383k</td>
<td>121k</td>
</tr>
<tr>
<td>6V</td>
<td>150k</td>
<td>86.6k</td>
<td>383k</td>
<td>221k</td>
</tr>
<tr>
<td>8V</td>
<td>150k</td>
<td>165k</td>
<td>383k</td>
<td>422k</td>
</tr>
<tr>
<td>10V</td>
<td>150k</td>
<td>243k</td>
<td>383k</td>
<td>619k</td>
</tr>
<tr>
<td>12V</td>
<td>150k</td>
<td>324k</td>
<td>383k</td>
<td>825k</td>
</tr>
<tr>
<td>15V</td>
<td>150k</td>
<td>442k</td>
<td>383k</td>
<td>1.13M</td>
</tr>
</tbody>
</table>

\[
R_1 = \frac{3.8V}{I_{DIV}} \\
R_2 = \frac{R_1(V_{OUT} - 3.8V)}{3.8V} \quad \text{(Simple formula)} \\
R_2 = \frac{R_1(V_{OUT} - 3.8V)}{3.8V + R_1(I_{FB})} \quad \text{(Taking SENSE pin bias into account)} \\
I_{DIV} = \text{Desired divider current}
\]
normally a good thing when the regulator is used by itself, but it prevents the user from shutting down the regulator when a second power source is connected to the LT1175 output. If active output pull-down is needed in shutdown, it can be added externally with a depletion mode PFET as shown in Figure 2. Note that the maximum pinch-off voltage of the PFET must be less than the positive logic high level to ensure that the device is completely off when the regulator is active. The Motorola J177 device has 300Ω on resistance for zero gate source voltage.

APPLICATIONS INFORMATION

yet allows the power transistor to approach its theoretical saturation limit.

Output Capacitor

Several new regulator design techniques are used to make the LT1175 extremely tolerant of output capacitor selection. Like most low dropout designs which use a collector or drain of the power transistor to drive the output node, the LT1175 uses the output capacitor as part of the overall loop compensation. Older regulators generally required the output capacitor to have a minimum value of 1µF to 100µF, a maximum ESR (Effective Series Resistance) of 0.1Ω to 1Ω and a minimum ESR in the range of 0.03Ω to 0.3Ω. These restrictions usually could be met only with good quality solid tantalum capacitors. Aluminum capacitors have problems with high ESR unless much higher values of capacitance are used (physically large). The ESR of ceramic or film capacitors was too low, which made the capacitance/ESR zero frequency too high to maintain phase margin in the regulator. Even with optimum capacitors, loop phase margin was very low in previous designs when output current was low. These problems led to a new design technique for the LT1175 error amplifier and internal frequency compensation as shown in Figure 3.

A conventional regulator loop consists of error amplifier A1, driver transistor Q2 and power transistor Q1. Added to this basic loop are secondary loops generated by Q3 and CF. A DC negative feedback current fed into the error amplifier through Q3 and RN causes overall loop current gain to be very low at light load currents. This is not a problem because very little gain is needed at light loads. In addition to low gain, the parasitic pole frequency at Q2 base is extended by the DC feedback. The combination of these two effects dramatically improves loop phase margin at light loads and makes the loop tolerant of large ESR in the output capacitor. With heavy loads, loop phase and gain are not nearly as troublesome and large negative feedback could degrade regulation. The logarithmic behavior of the base emitter voltage of Q1 reduces Q3 negative feedback at heavy loads to prevent poor regulation.

In a conventional design, even with the nonlinear feedback, poor loop phase margin would occur at medium to heavy loads if the ESR of the output capacitor fell below...
0.3Ω. This condition can occur with ceramic or film capacitors which often have an ESR under 0.1Ω. With previous designs, the user was forced to add a real resistor in series with the capacitor to guarantee loop stability. The LT1175 uses a unique AC feedforward technique to eliminate this problem. \( C_F \) is a conventional feedforward capacitor often used in regulators to cancel the pole formed by the output capacitor. It would normally be connected from the regulated output node to the feedback node at the \( R_1/R_2 \) junction or to an internal node on the amplifier as shown. In this case, however, the capacitor is connected to the internal structure of the power transistor. \( R_C \) is the unavoidable parasitic collector resistance of the power transistor. Access to the node at the bottom of \( R_C \) is available only in monolithic structures where Kelvin connections can be made to the NPN buried collector layer. The loop now responds as if \( R_C \) were in series with the output capacitor and good loop stability is achieved even with extremely low ESR in the output capacitor.

The end result of all this attention to loop stability is that the output capacitor used with the LT1175 can range in value from 0.1µF to hundreds of microfarads, with an ESR from 0Ω to 10Ω. This range allows the use of ceramic, solid tantalum, aluminum and film capacitors over a wide range of values.

The optimum output capacitor type for the LT1175 is still solid tantalum, but there is considerable leeway in selecting the exact unit. If large load current transients are expected, larger capacitors with lower ESR may be needed to control worst-case output variation during transients. If transients are not an issue, the capacitor can be chosen for small physical size, low price, etc. Concerns about surge currents in tantalum capacitors are not an issue for the output capacitor because the LT1175 limits inrush current to well below the level which can cause capacitor damage. Surges caused by shorting the regulator output are also not a problem because tantalum capacitors do not fail
during a "shorting out" surge, only during a "charge up" surge. The output capacitor should be located within several inches of the regulator. If remote sensing is used, the output capacitor can be located at the remote sense node, but the GND pin of the regulator should also be connected to the remote site. The basic rule is to keep SENSE and GND pins close to the output capacitor, regardless of where it is.

Operating at very large input-to-output differential voltages (>5V) with load currents less than 5mA requires an output capacitor with an ESR greater than 1Ω to prevent low level output oscillations.

Input Capacitor

The LT1175 requires a separate input bypass capacitor only if the regulator is located more than six inches from the raw supply output capacitor. A 1µF or larger tantalum capacitor is suggested for all applications, but if low ESR capacitors such as ceramic or film are used for the output and input capacitors, the input capacitor should be at least three times the value of the output capacitor. If a solid tantalum or aluminum electrolytic output capacitor is used, the input capacitor is very noncritical.

High Temperature Operation

The LT1175 is a micropower design with only 45µA quiescent current. This could make it perform poorly at high temperatures (>125°C), where power transistor leakage might exceed the output node loading current (5µA to 15µA). To avoid a condition where the output voltage drifts uncontrolled high during a high temperature no-load condition, the LT1175 has an active load which turns on when the output is pulled above the nominal regulated voltage. This load absorbs power transistor leakage and maintains good regulation. There is one downside to this feature, however. If the output is pulled high deliberately, as it might be when the LT1175 is used as a backup to a slightly higher output from a primary regulator, the LT1175 will act as an unwanted load on the primary regulator. Because of this, the active pull-down is deliberately "weak." It can be modeled as a 2k resistor in series with an internal clamp voltage when the regulator output is being pulled high. If a 4.8V output is pulled to 5V, for instance, the load on the primary regulator would be (5V – 4.8V)/2kΩ = 100µA. This also means that if the internal pass transistor leaks 50µA, the output voltage will be (50µA)(2kΩ) = 100mV high. This condition will not occur under normal operating conditions, but could occur immediately after an output short circuit had overheated the chip.

Thermal Considerations

The LT1175 is available in a special 8-pin surface mount package which has Pins 1 and 8 connected to the die attach paddle. This reduces thermal resistance when Pins 1 and 8 are connected to expanded copper lands on the PCB. Table 2 shows thermal resistance for various combinations of copper lands and backside or internal planes. Table 2 also shows thermal resistance for the 5-pin DD surface mount package and the 8-pin DIP and package.

<table>
<thead>
<tr>
<th>LAND AREA</th>
<th>DIP</th>
<th>ST</th>
<th>SO</th>
<th>Q</th>
</tr>
</thead>
<tbody>
<tr>
<td>Minimum</td>
<td>140</td>
<td>90</td>
<td>100</td>
<td>60</td>
</tr>
<tr>
<td>Minimum with Backplane</td>
<td>110</td>
<td>70</td>
<td>80</td>
<td>50</td>
</tr>
<tr>
<td>1cm² Top Plane</td>
<td>100</td>
<td>64</td>
<td>75</td>
<td>35</td>
</tr>
<tr>
<td>1cm² Top Plane</td>
<td>80</td>
<td>50</td>
<td>60</td>
<td>27</td>
</tr>
</tbody>
</table>

To calculate die temperature, maximum power dissipation or maximum input voltage, use the following formulas with correct thermal resistance numbers from Table 2. For through-hole TO-220 applications use $\theta_{JA} = 50^\circ$C/W without a heat sink and $\theta_{JA} = 5^\circ$C/W + heat sink thermal resistance when using a heat sink.

\[
\text{Die Temp} = T_A + \frac{\theta_{JA}(V_{IN} - V_{OUT})(I_{LOAD})}{T_{MAX} - T_A}
\]

\[
\text{Maximum Power Dissipation} = \frac{T_{MAX} - T_A}{\theta_{JA}}
\]

\[
\text{Maximum Input Voltage for Thermal Considerations} = \frac{T_{MAX} - T_A}{\theta_{JA}(I_{LOAD})} + V_{OUT}
\]
APPLICATIONS INFORMATION

$T_A = \text{Maximum ambient temperature}$

$T_{\text{MAX}} = \text{Maximum LT1175 die temperature (125°C for commercial and industrial grades)}$

$\theta_{JA} = \text{LT1175 thermal resistance, junction to ambient}$

$V_{\text{IN}} = \text{Maximum continuous input voltage at maximum load current}$

$I_{\text{LOAD}} = \text{Maximum load current}$

Example: LT1175S8 with $I_{\text{LOAD}} = 200\text{mA}$, $V_{\text{OUT}} = 5\text{V}$, $V_{\text{IN}} = 7\text{V}$, $T_A = 60^\circ\text{C}$. Maximum die temperature for the LT1175S8 is $125^\circ\text{C}$. Thermal resistance from Table 2 is found to be $80^\circ\text{C/W}$.

$$\text{Die Temperature} = 60 + 80 (0.2A)(8 - 5) = 108^\circ\text{C}$$

Maximum Power Dissipation $= \frac{125 - 60}{80} = 0.81\text{W}$

Maximum Continuous Input Voltage (for Thermal Considerations) $= \frac{125 - 60}{80(0.2)} + 5 = 9\text{V}$

Output Voltage Reversal

The LT1175 is designed to tolerate an output voltage reversal of up to 2V. Reversal might occur, for instance, if the output was shorted to a positive 5V supply. This would almost surely destroy IC devices connected to the negative output. Reversal could also occur during start-up if the positive supply came up first and loads were connected between the positive and negative supplies. For these reasons, it is always good design practice to add a reverse biased diode from each regulator output to ground to limit output voltage reversal. The diode should be rated to handle full negative load current for start-up situations, or the short-circuit current of the positive supply if supply-to-supply shorts must be tolerated.

Input Voltage Lower Than Output

Linear Technology’s positive low dropout regulators LT1121 and LT1129, will not draw large currents if the input voltage is less than the output. These devices use a lateral PNP power transistor structure that has 40V emitter base breakdown voltage. The LT1175, however, uses an NPN power transistor structure that has a parasitic diode between the input and output of the regulator. Reverse voltages between input and output above 1V will damage the regulator if large currents are allowed to flow. Simply disconnecting the input source with the output held up will not cause damage even though the input-to-output voltage will become slightly reversed.

High Frequency Ripple Rejection

The LT1175 will sometimes be powered from switching regulators that generate the unregulated or quasi-regulated input voltage. This voltage will contain high frequency ripple that must be rejected by the linear regulator. Special care was taken with the LT1175 to maximize high frequency ripple rejection, but as with any micropower design, rejection is strongly affected by ripple frequency. The graph in the Typical Performance Characteristics section shows 60dB rejection at 1kHz, but only 15dB rejection at 100kHz for the 5V part. Photographs in Figures 4a and 4b show actual output ripple waveforms with square wave and triwave input ripple.
APPLICATIONS INFORMATION

To estimate regulator output ripple under different conditions, the following general comments should be helpful:

1. Output ripple at high frequency is only weakly affected by load current or output capacitor size for medium to heavy loads. At very light loads (<10mA), higher frequency ripple may be reduced by using larger output capacitors.

2. A feedforward capacitor across the resistor divider used with the adjustable part is effective in reducing ripple only for output voltages greater than 5V and only for frequencies less than 100kHz.

3. Input-to-output voltage differential has little effect on ripple rejection until the regulator actually enters a dropout condition of 0.2V to 0.6V.

If ripple rejection needs to be improved, an input filter can be added. This filter can be a simple RC filter using a 1Ω to 10Ω resistor. A 3.3Ω resistor for instance, combined with a 0.3Ω ESR solid tantalum capacitor, will give an additional 20dB ripple rejection. The size of the resistor will be dictated by maximum load current. If the maximum voltage drop allowable across the resistor is “VR,” and maximum load current is ILOAD, R = VR/ILOAD. At light loads, larger resistors and smaller capacitors can be used to save space. At heavier loads an inductor may have to be used in place of the resistor. The value of the inductor can be calculated from:

\[ L_{RL} = \frac{ESR}{2\pi f(10^{rr/20})} \]

ESR = Effective series resistance of filter capacitor. This assumes that the capacitive reactance is small compared to ESR, a reasonable assumption for solid tantalum capacitors above 2.2µF and 50kHz.

f = Ripple frequency
\( rr \) = Ripple rejection ratio of filter in dB

Example: ESR = 1.2Ω, f = 100kHz, \( rr \) = –25dB.

\[ L_{RL} = \frac{1.2}{6.3(10^5)(10^{-25/20})} = 34\mu H \]

Solid tantalum capacitors are suggested for the filter to keep filter Q fairly low. This prevents unwanted ringing at the resonant frequency of the filter and oscillation problems with the filter/regulator combination.

PACKAGING DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.

Q Package
5-Lead Plastic DD Pak
(LTC DWG # 05-08-1461)

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.

N8 Package
8-Lead PDIP (Narrow 0.300)
(LTC DWG # 05-08-1510)

S8 Package
8-Lead Plastic Small Outline (Narrow 0.150)
(LTC DWG # 05-08-1610)

ST Package
3-Lead Plastic SOT-223
(LTC DWG # 05-08-1630)

T Package
5-Lead Plastic TO-220 (Standard)
(LTC DWG # 05-08-1421)

RELATED PARTS

LT1121 150mA Positive Micropower Low Dropout
Regulator with Shutdown

LT1129 700mA Positive Micropower Low Dropout
Regulator with Shutdown

LT1185 3A Negative Low Dropout Regulator

LT1521 300mA Positive Micropower Low Dropout
Regulator with Shutdown

LT1529 3A Positive Micropower Low Dropout
Regulator with Shutdown